
**STM32F303xB/C/D/E, STM32F303x6/8, STM32F328x8,
STM32F358xC, STM32F398xE advanced Arm[®]-based MCUs**

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32F303xB/C/D/E, STM32F303x6/x8, STM32F328x8, STM32F358xC and STM32F398xE microcontroller memory and peripherals. The STM32F303xB/C/D/E, STM32F303x6/x8, STM32F328x8, STM32F358xC and STM32F398xE devices are referred to as STM32F3xx throughout the document, unless otherwise specified.

The STM32F3xx is a family of microcontrollers with different memory sizes, packages, and peripherals.

For ordering information, mechanical and electrical device characteristics refer to the relevant datasheets.

For information on the Arm[®] Cortex[®]-M4 core with FPU, please refer to the *STM32F3xx/STM32F4xx* programming manual (PM0214).

STM32 microcontrollers include STMicroelectronics state-of-the-art patented technology.

Related documents

- STM32F303xB/C, STM32F303xD/E, STM32F303x6/8, STM32F328x8, STM32F358xC, and STM32F398xE datasheets available at www.st.com.
- STM32F3xx/F4xx Cortex[®]-M4 programming manual (PM0214) available at www.st.com.
- STM32F303xB/C errata sheet (ES0204) available at www.st.com.

Contents

1	Overview of the manual	44
2	Documentation conventions	47
2.1	General information	47
2.2	List of abbreviations for registers	47
2.3	Glossary	48
2.4	Availability of peripherals	48
3	System and memory overview	49
3.1	System architecture	49
3.1.1	S0: I-bus	51
3.1.2	S1: D-bus	51
3.1.3	S2: S-bus	51
3.1.4	S3, S4: DMA-bus	51
3.1.5	BusMatrix	52
3.2	Memory organization	53
3.2.1	Introduction	53
3.2.2	Memory map and register boundary addresses	54
3.3	Embedded SRAM	63
3.3.1	Parity check	63
3.3.2	CCM SRAM write protection	64
3.4	Flash memory overview	65
3.5	Boot configuration	65
3.5.1	Embedded boot loader	66
4	Embedded flash memory	67
4.1	Flash main features	67
4.2	Flash memory functional description	67
4.2.1	Flash memory organization	67
4.2.2	Read operations	69
4.2.3	Flash program and erase operations	70
4.3	Memory protection	77
4.3.1	Read protection	77

4.3.2	Write protection	79
4.3.3	Option byte block write protection	79
4.4	Flash interrupts	79
4.5	Flash register description	80
4.5.1	Flash access control register (FLASH_ACR)	80
4.5.2	Flash key register (FLASH_KEYR)	80
4.5.3	Flash option key register (FLASH_OPTKEYR)	81
4.5.4	Flash status register (FLASH_SR)	81
4.5.5	Flash control register (FLASH_CR)	82
4.5.6	Flash address register (FLASH_AR)	83
4.5.7	Option byte register (FLASH_OBR)	84
4.5.8	Write protection register (FLASH_WRP)	85
4.6	Flash register map	85
5	Option byte description	87
6	Cyclic redundancy check calculation unit (CRC)	90
6.1	Introduction	90
6.2	CRC main features	90
6.3	CRC functional description	91
6.3.1	CRC block diagram	91
6.3.2	CRC internal signals	91
6.3.3	CRC operation	91
6.4	CRC registers	93
6.4.1	CRC data register (CRC_DR)	93
6.4.2	CRC independent data register (CRC_IDR)	93
6.4.3	CRC control register (CRC_CR)	94
6.4.4	CRC initial value (CRC_INIT)	95
6.4.5	CRC polynomial (CRC_POL)	95
6.4.6	CRC register map	96
7	Power control (PWR)	97
7.1	Power supplies	97
7.1.1	Independent A/D and D/A converter supply and reference voltage	99
7.1.2	Battery backup domain	99
7.1.3	Voltage regulator	100

7.2	Power supply supervisor	100
7.2.1	Power on reset (POR)/power down reset (PDR)	100
7.2.2	Programmable voltage detector (PVD)	101
7.2.3	External NPOR signal	102
7.3	Low-power modes	102
7.3.1	Slowing down system clocks	103
7.3.2	Peripheral clock gating	103
7.3.3	Sleep mode	104
7.3.4	Stop mode	105
7.3.5	Standby mode	106
7.3.6	Auto-wakeup from low-power mode	108
7.4	Power control registers	109
7.4.1	Power control register (PWR_CR)	109
7.4.2	Power control/status register (PWR_CSR)	110
7.4.3	PWR register map	111
8	Peripheral interconnect matrix	113
8.1	Introduction	113
8.2	Connection summary	113
8.3	Interconnection details	117
8.3.1	DMA interconnections	117
8.3.2	From ADC to ADC	117
8.3.3	From ADC to TIM	117
8.3.4	From TIM and EXTI to ADC	117
8.3.5	From OPAMP to ADC	118
8.3.6	From TS to ADC	118
8.3.7	From VBAT to ADC	118
8.3.8	From VREFINT to ADC	119
8.3.9	From COMP to TIM	119
8.3.10	From TIM to COMP	121
8.3.11	From DAC to COMP	121
8.3.12	From VREFINT to COMP	121
8.3.13	From DAC to OPAMP	121
8.3.14	From TIM to OPAMP	122
8.3.15	From TIM to TIM	122
8.3.16	From break input sources to TIM	123

8.3.17	From HSE, HSI, LSE, LSI, MCO, RTC to TIM	123
8.3.18	From TIM and EXTI to DAC	124
8.3.19	From TIM to IRTIM	124
9	Reset and clock control (RCC)	125
9.1	Reset	125
9.1.1	Power reset	125
9.1.2	System reset	125
9.1.3	RTC domain reset	126
9.2	Clocks	127
9.2.1	HSE clock	131
9.2.2	HSI clock	132
9.2.3	PLL	133
9.2.4	LSE clock	133
9.2.5	LSI clock	134
9.2.6	System clock (SYSCLK) selection	134
9.2.7	Clock security system (CSS)	134
9.2.8	ADC clock	135
9.2.9	RTC clock	135
9.2.10	Timers (TIMx) clock	135
9.2.11	Watchdog clock	136
9.2.12	I2S clock (only in STM32F303xB/C/D/E, STM32F358xC and STM32F398xE)	136
9.2.13	Clock-out capability	136
9.2.14	Internal/external clock measurement with TIM16	137
9.3	Low-power modes	138
9.4	RCC registers	139
9.4.1	Clock control register (RCC_CR)	139
9.4.2	Clock configuration register (RCC_CFGR)	141
9.4.3	Clock interrupt register (RCC_CIR)	144
9.4.4	APB2 peripheral reset register (RCC_APB2RSTR)	147
9.4.5	APB1 peripheral reset register (RCC_APB1RSTR)	148
9.4.6	AHB peripheral clock enable register (RCC_AHBENR)	151
9.4.7	APB2 peripheral clock enable register (RCC_APB2ENR)	153
9.4.8	APB1 peripheral clock enable register (RCC_APB1ENR)	155
9.4.9	RTC domain control register (RCC_BDCR)	158
9.4.10	Control/status register (RCC_CSR)	159

9.4.11	AHB peripheral reset register (RCC_AHBRSTR)	161
9.4.12	Clock configuration register 2 (RCC_CFGR2)	162
9.4.13	Clock configuration register 3 (RCC_CFGR3)	164
9.4.14	RCC register map	168
10	Flexible static memory controller (FSMC)	170
10.1	FMC main features	170
10.2	Block diagram	171
10.3	AHB interface	172
10.3.1	Supported memories and transactions	172
10.4	External device address mapping	173
10.4.1	NOR/PSRAM address mapping	174
10.4.2	NAND flash memory/PC Card address mapping	175
10.5	NOR flash/PSRAM controller	176
10.5.1	External memory interface signals	177
10.5.2	Supported memories and transactions	179
10.5.3	General timing rules	180
10.5.4	NOR flash/PSRAM controller asynchronous transactions	181
10.5.5	Synchronous transactions	198
10.5.6	NOR/PSRAM controller registers	205
10.6	NAND flash/PC Card controller	212
10.6.1	External memory interface signals	213
10.6.2	NAND flash / PC Card supported memories and transactions	215
10.6.3	Timing diagrams for NAND flash memory and PC Card	215
10.6.4	NAND flash operations	216
10.6.5	NAND flash prewait functionality	217
10.6.6	Computation of the error correction code (ECC) in NAND flash memory	218
10.6.7	PC Card/CompactFlash operations	219
10.6.8	NAND flash/PC Card controller registers	221
10.6.9	FMC register map	228
11	General-purpose I/Os (GPIO)	230
11.1	Introduction	230
11.2	GPIO main features	230
11.3	GPIO functional description	230

11.3.1	General-purpose I/O (GPIO)	233
11.3.2	I/O pin alternate function multiplexer and mapping	233
11.3.3	I/O port control registers	234
11.3.4	I/O port data registers	234
11.3.5	I/O data bitwise handling	234
11.3.6	GPIO locking mechanism	235
11.3.7	I/O alternate function input/output	235
11.3.8	External interrupt/wake-up lines	235
11.3.9	Input configuration	235
11.3.10	Output configuration	236
11.3.11	Alternate function configuration	237
11.3.12	Analog configuration	238
11.3.13	Using the HSE or LSE oscillator pins as GPIOs	239
11.3.14	Using the GPIO pins in the RTC supply domain	239
11.4	GPIO registers	240
11.4.1	GPIO port mode register (GPIOx_MODER) (x = A to H)	240
11.4.2	GPIO port output type register (GPIOx_OTYPER) (x = A to H)	240
11.4.3	GPIO port output speed register (GPIOx_OSPEEDR) (x = A to H)	241
11.4.4	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to H)	241
11.4.5	GPIO port input data register (GPIOx_IDR) (x = A to H)	242
11.4.6	GPIO port output data register (GPIOx_ODR) (x = A to H)	242
11.4.7	GPIO port bit set/reset register (GPIOx_BSRR) (x = A to H)	243
11.4.8	GPIO port configuration lock register (GPIOx_LCKR)	243
11.4.9	GPIO alternate function low register (GPIOx_AFRL) (x = A to H)	244
11.4.10	GPIO alternate function high register (GPIOx_AFRH) (x = A to H)	245
11.4.11	GPIO port bit reset register (GPIOx_BRR) (x = A to H)	245
11.4.12	GPIO register map	246
12	System configuration controller (SYSCFG)	248
12.1	SYSCFG registers	248
12.1.1	SYSCFG configuration register 1 (SYSCFG_CFGR1)	248

12.1.2	SYSCFG CCM SRAM protection register (SYSCFG_RCR)	251
12.1.3	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)	252
12.1.4	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)	253
12.1.5	SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)	256
12.1.6	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)	257
12.1.7	SYSCFG configuration register 2 (SYSCFG_CFGR2)	258
12.1.8	SYSCFG configuration register 3 (SYSCFG_CFGR3)	259
12.1.9	SYSCFG configuration register 4 (SYSCFG_CFGR4)	261
12.1.10	SYSCFG register map	262
13	Direct memory access controller (DMA)	264
13.1	Introduction	264
13.2	DMA main features	264
13.3	DMA implementation	265
13.3.1	DMA1 and DMA2	265
13.3.2	DMA request mapping	265
13.4	DMA functional description	272
13.4.1	DMA block diagram	272
13.4.2	DMA transfers	273
13.4.3	DMA arbitration	273
13.4.4	DMA channels	274
13.4.5	DMA data width, alignment, and endianness	278
13.4.6	DMA error management	279
13.5	DMA interrupts	280
13.6	DMA registers	280
13.6.1	DMA interrupt status register (DMA_ISR)	280
13.6.2	DMA interrupt flag clear register (DMA_IFCR)	283
13.6.3	DMA channel x configuration register (DMA_CCRx)	284
13.6.4	DMA channel x number of data to transfer register (DMA_CNDTRx)	287
13.6.5	DMA channel x peripheral address register (DMA_CPARx)	287
13.6.6	DMA channel x memory address register (DMA_CMARx)	288
13.6.7	DMA register map	288
14	Interrupts and events	291

14.1	Nested vectored interrupt controller (NVIC)	291
14.1.1	NVIC main features	291
14.1.2	SysTick calibration value register	291
14.1.3	Interrupt and exception vectors	291
14.2	Extended interrupts and events controller (EXTI)	298
14.2.1	Main features	298
14.2.2	Block diagram	299
14.2.3	Wake-up event management	299
14.2.4	Asynchronous Internal Interrupts	299
14.2.5	Functional description	300
14.2.6	External and internal interrupt/event line mapping	301
14.3	EXTI registers	303
14.3.1	Interrupt mask register (EXTI_IMR1)	303
14.3.2	Event mask register (EXTI_EMR1)	303
14.3.3	Rising trigger selection register (EXTI_RTSR1)	304
14.3.4	Falling trigger selection register (EXTI_FTSR1)	304
14.3.5	Software interrupt event register (EXTI_SWIER1)	305
14.3.6	Pending register (EXTI_PR1)	305
14.3.7	Interrupt mask register (EXTI_IMR2)	306
14.3.8	Event mask register (EXTI_EMR2)	306
14.3.9	Rising trigger selection register (EXTI_RTSR2)	307
14.3.10	Falling trigger selection register (EXTI_FTSR2)	307
14.3.11	Software interrupt event register (EXTI_SWIER2)	308
14.3.12	Pending register (EXTI_PR2)	308
14.3.13	EXTI register map	308
15	Analog-to-digital converters (ADC)	310
15.1	Introduction	310
15.2	ADC main features	311
15.3	ADC functional description	314
15.3.1	ADC block diagram	314
15.3.2	Pins and internal signals	315
15.3.3	Clocks	316
15.3.4	ADC1/2 and ADC3/4 connectivity	318
15.3.5	Slave AHB interface	321
15.3.6	ADC voltage regulator (ADVREGEN)	321

15.3.7	Single-ended and differential input channels	321
15.3.8	Calibration (ADCAL, ADCALDIF, ADCx_CALFACT)	322
15.3.9	ADC on-off control (ADEN, ADDIS, ADRDY)	325
15.3.10	Constraints when writing the ADC control bits	326
15.3.11	Channel selection (SQRx, JSQRx)	326
15.3.12	Channel-wise programmable sampling time (SMPR1, SMPR2)	327
15.3.13	Single conversion mode (CONT=0)	328
15.3.14	Continuous conversion mode (CONT=1)	328
15.3.15	Starting conversions (ADSTART, JADSTART)	329
15.3.16	Timing	330
15.3.17	Stopping an ongoing conversion (ADSTP, JADSTP)	330
15.3.18	Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)	332
15.3.19	Injected channel management	336
15.3.20	Discontinuous mode (DISCEN, DISCNUM, JDISCEN)	337
15.3.21	Queue of context for injected conversions	339
15.3.22	Programmable resolution (RES) - fast conversion mode	347
15.3.23	End of conversion, end of sampling phase (EOC, JEOC, EOSMP)	347
15.3.24	End of conversion sequence (EOS, JEOS)	347
15.3.25	Timing diagrams example (single/continuous modes, hardware/software triggers)	348
15.3.26	Data management	349
15.3.27	Dynamic low-power features	355
15.3.28	Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)	360
15.3.29	Dual ADC modes	364
15.3.30	Temperature sensor	377
15.3.31	VBAT supply monitoring	379
15.3.32	Monitoring the internal voltage reference	380
15.4	ADC interrupts	382
15.5	ADC registers (for each ADC)	383
15.5.1	ADC interrupt and status register (ADCx_ISR, x=1..4)	383
15.5.2	ADC interrupt enable register (ADCx_IER, x=1..4)	385
15.5.3	ADC control register (ADCx_CR, x=1..4)	387
15.5.4	ADC configuration register (ADCx_CFGR, x=1..4)	390
15.5.5	ADC sample time register 1 (ADCx_SMPR1, x=1..4)	394
15.5.6	ADC sample time register 2 (ADCx_SMPR2, x=1..4)	396
15.5.7	ADC watchdog threshold register 1 (ADCx_TR1, x=1..4)	396

15.5.8	ADC watchdog threshold register 2 (ADCx_TR2, x = 1..4)	397
15.5.9	ADC watchdog threshold register 3 (ADCx_TR3, x=1..4)	398
15.5.10	ADC regular sequence register 1 (ADCx_SQR1, x=1..4)	399
15.5.11	ADC regular sequence register 2 (ADCx_SQR2, x=1..4)	400
15.5.12	ADC regular sequence register 3 (ADCx_SQR3, x=1..4)	402
15.5.13	ADC regular sequence register 4 (ADCx_SQR4, x=1..4)	403
15.5.14	ADC regular Data Register (ADCx_DR, x=1..4)	404
15.5.15	ADC injected sequence register (ADCx_JSQR, x=1..4)	405
15.5.16	ADC offset register (ADCx_OFRRy, x=1..4) (y=1..4)	407
15.5.17	ADC injected data register (ADCx_JDRy, x=1..4, y= 1..4)	408
15.5.18	ADC Analog Watchdog 2 Configuration Register (ADCx_AWD2CR, x=1..4)	408
15.5.19	ADC Analog Watchdog 3 Configuration Register (ADCx_AWD3CR, x=1..4)	409
15.5.20	ADC Differential Mode Selection Register (ADCx_DIFSEL, x=1..4) . .	409
15.5.21	ADC Calibration Factors (ADCx_CALFACT, x=1..4)	410
15.6	ADC common registers	411
15.6.1	ADC Common status register (ADCx_CSR, x=12 or 34)	411
15.6.2	ADC common control register (ADCx_CCR, x=12 or 34)	413
15.6.3	ADC common regular data register for dual mode (ADCx_CDR, x=12 or 34)	416
15.7	ADC register map	416
16	Digital-to-analog converter (DAC1 and DAC2)	420
16.1	Introduction	420
16.2	DAC1/2 main features	420
16.3	DAC output buffer enable/DAC output switch	422
16.4	DAC channel enable	423
16.5	Single mode functional description	423
16.5.1	DAC data format	423
16.5.2	DAC channel conversion	424
16.5.3	DAC output voltage	425
16.5.4	DAC trigger selection	425
16.6	Dual-mode functional description	426
16.6.1	DAC data format	426
16.6.2	DAC channel conversion in dual mode	427
16.6.3	Description of dual conversion modes	427

16.6.4	DAC output voltage	430
16.6.5	DAC trigger selection	431
16.7	Noise generation	431
16.8	Triangle-wave generation	432
16.9	DMA request	433
16.10	DAC registers	434
16.10.1	DAC control register (DAC_CR)	434
16.10.2	DAC software trigger register (DAC_SWTRIGR)	438
16.10.3	DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)	438
16.10.4	DAC channel1 12-bit left-aligned data holding register (DAC_DHR12L1)	439
16.10.5	DAC channel1 8-bit right-aligned data holding register (DAC_DHR8R1)	439
16.10.6	DAC channel2 12-bit right-aligned data holding register (DAC_DHR12R2)	439
16.10.7	DAC channel2 12-bit left-aligned data holding register (DAC_DHR12L2)	440
16.10.8	DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)	440
16.10.9	Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)	441
16.10.10	Dual DAC 12-bit left-aligned data holding register (DAC_DHR12LD)	441
16.10.11	Dual DAC 8-bit right-aligned data holding register (DAC_DHR8RD)	441
16.10.12	DAC channel1 data output register (DAC_DOR1)	442
16.10.13	DAC channel2 data output register (DAC_DOR2)	442
16.10.14	DAC status register (DAC_SR)	442
16.10.15	DAC register map	444
17	Comparator (COMP)	446
17.1	Introduction	446
17.2	COMP main features	446
17.3	COMP functional description	447
17.3.1	COMP block diagram	447
17.3.2	COMP pins and internal signals	449
17.3.3	COMP reset and clocks	450
17.3.4	Comparator LOCK mechanism	450

17.3.5	Hysteresis (on STM32F303xB/C and STM32F358xC only)	451
17.3.6	Comparator output blanking function	451
17.3.7	Power mode (STM32F303xB/C and STM32F358xC only)	452
17.4	COMP interrupts	452
17.5	COMP registers	452
17.5.1	COMP1 control and status register (COMP1_CSR)	452
17.5.2	COMP2 control and status register (COMP2_CSR)	455
17.5.3	COMP3 control and status register (COMP3_CSR)	457
17.5.4	COMP4 control and status register (COMP4_CSR)	460
17.5.5	COMP5 control and status register (COMP5_CSR)	462
17.5.6	COMP6 control and status register (COMP6_CSR)	465
17.5.7	COMP7 control and status register (COMP7_CSR)	467
17.5.8	COMP register map	470
18	Operational amplifier (OPAMP)	472
18.1	OPAMP introduction	472
18.2	OPAMP main features	472
18.3	OPAMP functional description	472
18.3.1	General description	472
18.3.2	Clock	473
18.3.3	Operational amplifiers and comparators interconnections	474
18.3.4	Using the OPAMP outputs as ADC inputs	476
18.3.5	Calibration	476
18.3.6	Timer controlled Multiplexer mode	477
18.3.7	OPAMP modes	478
18.4	OPAMP registers	482
18.4.1	OPAMP1 control register (OPAMP1_CSR)	482
18.4.2	OPAMP2 control register (OPAMP2_CSR)	484
18.4.3	OPAMP3 control register (OPAMP3_CSR)	486
18.4.4	OPAMP4 control register (OPAMP4_CSR)	489
18.4.5	OPAMP register map	492
19	Touch sensing controller (TSC)	493
19.1	Introduction	493
19.2	TSC main features	493
19.3	TSC functional description	494

19.3.1	TSC block diagram	494
19.3.2	Surface charge transfer acquisition overview	494
19.3.3	Reset and clocks	497
19.3.4	Charge transfer acquisition sequence	497
19.3.5	Spread spectrum feature	499
19.3.6	Max count error	499
19.3.7	Sampling capacitor I/O and channel I/O mode selection	500
19.3.8	Acquisition mode	501
19.3.9	I/O hysteresis and analog switch control	501
19.4	TSC low-power modes	502
19.5	TSC interrupts	502
19.6	TSC registers	502
19.6.1	TSC control register (TSC_CR)	502
19.6.2	TSC interrupt enable register (TSC_IER)	505
19.6.3	TSC interrupt clear register (TSC_ICR)	506
19.6.4	TSC interrupt status register (TSC_ISR)	506
19.6.5	TSC I/O hysteresis control register (TSC_IOHCR)	507
19.6.6	TSC I/O analog switch control register (TSC_IOASCR)	507
19.6.7	TSC I/O sampling control register (TSC_IOSCR)	508
19.6.8	TSC I/O channel control register (TSC_IOCCR)	508
19.6.9	TSC I/O group control status register (TSC_I OGCSR)	509
19.6.10	TSC I/O group x counter register (TSC_I OGxCR)	509
19.6.11	TSC register map	510
20	Advanced-control timers (TIM1/TIM8/TIM20)	512
20.1	TIM1/TIM8/TIM20 introduction	512
20.2	TIM1/TIM8/TIM20 main features	512
20.3	TIM1/TIM8/TIM20 functional description	515
20.3.1	Time-base unit	515
20.3.2	Counter modes	517
20.3.3	Repetition counter	528
20.3.4	External trigger input	530
20.3.5	Clock selection	531
20.3.6	Capture/compare channels	535
20.3.7	Input capture mode	538
20.3.8	PWM input mode	539

20.3.9	Forced output mode	539
20.3.10	Output compare mode	540
20.3.11	PWM mode	541
20.3.12	Asymmetric PWM mode	544
20.3.13	Combined PWM mode	545
20.3.14	Combined 3-phase PWM mode	546
20.3.15	Complementary outputs and dead-time insertion	547
20.3.16	Using the break function	549
20.3.17	Clearing the OCxREF signal on an external event	555
20.3.18	6-step PWM generation	557
20.3.19	One-pulse mode	558
20.3.20	Retriggerable one pulse mode	559
20.3.21	Encoder interface mode	560
20.3.22	UIF bit remapping	562
20.3.23	Timer input XOR function	563
20.3.24	Interfacing with Hall sensors	563
20.3.25	Timer synchronization	566
20.3.26	ADC synchronization	570
20.3.27	DMA burst mode	570
20.3.28	Debug mode	571
20.4	TIM1/TIM8/TIM20 registers	572
20.4.1	TIMx control register 1 (TIMx_CR1)(x = 1, 8, 20)	572
20.4.2	TIMx control register 2 (TIMx_CR2)(x = 1, 8, 20)	573
20.4.3	TIMx slave mode control register (TIMx_SMCR)(x = 1, 8, 20)	576
20.4.4	TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8, 20)	578
20.4.5	TIMx status register (TIMx_SR)(x = 1, 8, 20)	580
20.4.6	TIMx event generation register (TIMx_EGR)(x = 1, 8, 20)	582
20.4.7	TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 1, 8, 20)	583
20.4.8	TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8, 20)	584
20.4.9	TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 1, 8, 20)	587
20.4.10	TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8, 20)	588
20.4.11	TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8, 20)	590
20.4.12	TIMx counter (TIMx_CNT)(x = 1, 8, 20)	593

20.4.13	TIMx prescaler (TIMx_PSC)(x = 1, 8, 20)	593
20.4.14	TIMx auto-reload register (TIMx_ARR)(x = 1, 8, 20)	593
20.4.15	TIMx repetition counter register (TIMx_RCR)(x = 1, 8, 20)	594
20.4.16	TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8, 20)	594
20.4.17	TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8, 20)	595
20.4.18	TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8, 20)	595
20.4.19	TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8, 20)	596
20.4.20	TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8, 20)	596
20.4.21	TIMx DMA control register (TIMx_DCR)(x = 1, 8, 20)	599
20.4.22	TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8, 20)	600
20.4.23	TIMx option registers (TIMx_OR)(x = 1, 8, 20)	601
20.4.24	TIMx capture/compare mode register 3 (TIMx_CCMR3)(x = 1, 8, 20)	602
20.4.25	TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8, 20)	603
20.4.26	TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8, 20)	604
20.4.27	TIM1/TIM8/TIM20 register map	605
21	General-purpose timers (TIM2/TIM3/TIM4)	608
21.1	TIM2/TIM3/TIM4 introduction	608
21.2	TIM2/TIM3/TIM4 main features	608
21.3	TIM2/TIM3/TIM4 functional description	610
21.3.1	Time-base unit	610
21.3.2	Counter modes	612
21.3.3	Clock selection	622
21.3.4	Capture/Compare channels	626
21.3.5	Input capture mode	628
21.3.6	PWM input mode	629
21.3.7	Forced output mode	630
21.3.8	Output compare mode	631
21.3.9	PWM mode	632
21.3.10	Asymmetric PWM mode	635

21.3.11	Combined PWM mode	636
21.3.12	Clearing the OCxREF signal on an external event	637
21.3.13	One-pulse mode	639
21.3.14	Retriggerable one pulse mode	640
21.3.15	Encoder interface mode	641
21.3.16	UIF bit remapping	643
21.3.17	Timer input XOR function	643
21.3.18	Timers and external trigger synchronization	644
21.3.19	Timer synchronization	647
21.3.20	DMA burst mode	652
21.3.21	Debug mode	653
21.4	TIM2/TIM3/TIM4 registers	654
21.4.1	TIMx control register 1 (TIMx_CR1)(x = 2 to 4)	654
21.4.2	TIMx control register 2 (TIMx_CR2)(x = 2 to 4)	655
21.4.3	TIMx slave mode control register (TIMx_SMCR)(x = 2 to 4)	657
21.4.4	TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 4)	660
21.4.5	TIMx status register (TIMx_SR)(x = 2 to 4)	661
21.4.6	TIMx event generation register (TIMx_EGR)(x = 2 to 4)	662
21.4.7	TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 4) ..	663
21.4.8	TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 4)	665
21.4.9	TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 4) ..	667
21.4.10	TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2) (x = 2 to 4)	668
21.4.11	TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 4)	669
21.4.12	TIMx counter (TIMx_CNT)(x = 2 to 4)	670
21.4.13	TIMx counter [alternate] (TIMx_CNT)(x = 2 to 4)	671
21.4.14	TIMx prescaler (TIMx_PSC)(x = 2 to 4)	671
21.4.15	TIMx auto-reload register (TIMx_ARR)(x = 2 to 4)	672
21.4.16	TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 4)	672
21.4.17	TIMx capture/compare register 2 (TIMx_CCR2)(x = 2 to 4)	673
21.4.18	TIMx capture/compare register 3 (TIMx_CCR3)(x = 2 to 4)	673
21.4.19	TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 4)	674
21.4.20	TIMx DMA control register (TIMx_DCR)(x = 2 to 4)	675
21.4.21	TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 4)	675
21.4.22	TIMx register map	676

22	Basic timers (TIM6/TIM7)	678
22.1	TIM6/TIM7 introduction	678
22.2	TIM6/TIM7 main features	678
22.3	TIM6/TIM7 functional description	679
22.3.1	Time-base unit	679
22.3.2	Counting mode	681
22.3.3	UIF bit remapping	684
22.3.4	Clock source	684
22.3.5	Debug mode	685
22.4	TIM6/TIM7 registers	685
22.4.1	TIMx control register 1 (TIMx_CR1)(x = 6 to 7)	685
22.4.2	TIMx control register 2 (TIMx_CR2)(x = 6 to 7)	687
22.4.3	TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)	687
22.4.4	TIMx status register (TIMx_SR)(x = 6 to 7)	688
22.4.5	TIMx event generation register (TIMx_EGR)(x = 6 to 7)	688
22.4.6	TIMx counter (TIMx_CNT)(x = 6 to 7)	688
22.4.7	TIMx prescaler (TIMx_PSC)(x = 6 to 7)	689
22.4.8	TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)	689
22.4.9	TIMx register map	690
23	General-purpose timers (TIM15/TIM16/TIM17)	691
23.1	TIM15/TIM16/TIM17 introduction	691
23.2	TIM15 main features	691
23.3	TIM16/TIM17 main features	692
23.4	TIM15/TIM16/TIM17 functional description	695
23.4.1	Time-base unit	695
23.4.2	Counter modes	697
23.4.3	Repetition counter	701
23.4.4	Clock selection	702
23.4.5	Capture/compare channels	704
23.4.6	Input capture mode	706
23.4.7	PWM input mode (only for TIM15)	707
23.4.8	Forced output mode	708
23.4.9	Output compare mode	709
23.4.10	PWM mode	710
23.4.11	Combined PWM mode (TIM15 only)	711

23.4.12	Complementary outputs and dead-time insertion	712
23.4.13	Using the break function	714
23.4.14	6-step PWM generation	718
23.4.15	One-pulse mode	719
23.4.16	Retriggerable one pulse mode (TIM15 only)	720
23.4.17	UIF bit remapping	721
23.4.18	Timer input XOR function (TIM15 only)	722
23.4.19	External trigger synchronization (TIM15 only)	723
23.4.20	Slave mode – combined reset + trigger mode (TIM15 only)	725
23.4.21	DMA burst mode	725
23.4.22	Timer synchronization (TIM15)	727
23.4.23	Using timer output as trigger for other timers (TIM16/TIM17)	727
23.4.24	Debug mode	727
23.5	TIM15 registers	728
23.5.1	TIM15 control register 1 (TIM15_CR1)	728
23.5.2	TIM15 control register 2 (TIM15_CR2)	729
23.5.3	TIM15 slave mode control register (TIM15_SMCR)	731
23.5.4	TIM15 DMA/interrupt enable register (TIM15_DIER)	732
23.5.5	TIM15 status register (TIM15_SR)	733
23.5.6	TIM15 event generation register (TIM15_EGR)	735
23.5.7	TIM15 capture/compare mode register 1 (TIM15_CCMR1)	736
23.5.8	TIM15 capture/compare mode register 1 [alternate] (TIM15_CCMR1)	737
23.5.9	TIM15 capture/compare enable register (TIM15_CCER)	740
23.5.10	TIM15 counter (TIM15_CNT)	743
23.5.11	TIM15 prescaler (TIM15_PSC)	743
23.5.12	TIM15 auto-reload register (TIM15_ARR)	743
23.5.13	TIM15 repetition counter register (TIM15_RCR)	744
23.5.14	TIM15 capture/compare register 1 (TIM15_CCR1)	744
23.5.15	TIM15 capture/compare register 2 (TIM15_CCR2)	745
23.5.16	TIM15 break and dead-time register (TIM15_BDTR)	745
23.5.17	TIM15 DMA control register (TIM15_DCR)	747
23.5.18	TIM15 DMA address for full transfer (TIM15_DMAR)	748
23.5.19	TIM15 register map	748
23.6	TIM16/TIM17 registers	751
23.6.1	TIMx control register 1 (TIMx_CR1)(x = 16 to 17)	751
23.6.2	TIMx control register 2 (TIMx_CR2)(x = 16 to 17)	752

23.6.3	TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)	753
23.6.4	TIMx status register (TIMx_SR)(x = 16 to 17)	754
23.6.5	TIMx event generation register (TIMx_EGR)(x = 16 to 17)	755
23.6.6	TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 16 to 17)	756
23.6.7	TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)	757
23.6.8	TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) . .	759
23.6.9	TIMx counter (TIMx_CNT)(x = 16 to 17)	761
23.6.10	TIMx prescaler (TIMx_PSC)(x = 16 to 17)	762
23.6.11	TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)	762
23.6.12	TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)	763
23.6.13	TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)	763
23.6.14	TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)	764
23.6.15	TIMx DMA control register (TIMx_DCR)(x = 16 to 17)	766
23.6.16	TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)	766
23.6.17	TIM16 option register (TIM16_OR)	767
23.6.18	TIM16/TIM17 register map	768
24	Infrared interface (IRTIM)	770
25	Independent watchdog (IWDG)	771
25.1	Introduction	771
25.2	IWDG main features	771
25.3	IWDG functional description	771
25.3.1	IWDG block diagram	771
25.3.2	Window option	772
25.3.3	Hardware watchdog	773
25.3.4	Register access protection	773
25.3.5	Debug mode	773
25.4	IWDG registers	774
25.4.1	IWDG key register (IWDG_KR)	774
25.4.2	IWDG prescaler register (IWDG_PR)	775
25.4.3	IWDG reload register (IWDG_RLR)	776
25.4.4	IWDG status register (IWDG_SR)	777
25.4.5	IWDG window register (IWDG_WINR)	778
25.4.6	IWDG register map	779

26	System window watchdog (WWDG)	780
26.1	Introduction	780
26.2	WWDG main features	780
26.3	WWDG functional description	780
26.3.1	WWDG block diagram	781
26.3.2	Enabling the watchdog	781
26.3.3	Controlling the down-counter	781
26.3.4	How to program the watchdog timeout	781
26.3.5	Debug mode	783
26.4	WWDG interrupts	783
26.5	WWDG registers	783
26.5.1	WWDG control register (WWDG_CR)	783
26.5.2	WWDG configuration register (WWDG_CFR)	784
26.5.3	WWDG status register (WWDG_SR)	784
26.5.4	WWDG register map	785
27	Real-time clock (RTC)	786
27.1	Introduction	786
27.2	RTC main features	787
27.3	RTC functional description	788
27.3.1	RTC block diagram	788
27.3.2	GPIOs controlled by the RTC	789
27.3.3	Clock and prescalers	791
27.3.4	Real-time clock and calendar	791
27.3.5	Programmable alarms	792
27.3.6	Periodic auto-wake-up	792
27.3.7	RTC initialization and configuration	793
27.3.8	Reading the calendar	794
27.3.9	Resetting the RTC	795
27.3.10	RTC synchronization	796
27.3.11	RTC reference clock detection	796
27.3.12	RTC smooth digital calibration	797
27.3.13	Time-stamp function	799
27.3.14	Tamper detection	800
27.3.15	Calibration clock output	801
27.3.16	Alarm output	802

27.4	RTC low-power modes	802
27.5	RTC interrupts	802
27.6	RTC registers	803
27.6.1	RTC time register (RTC_TR)	803
27.6.2	RTC date register (RTC_DR)	804
27.6.3	RTC control register (RTC_CR)	806
27.6.4	RTC initialization and status register (RTC_ISR)	809
27.6.5	RTC prescaler register (RTC_PRER)	812
27.6.6	RTC wake-up timer register (RTC_WUTR)	813
27.6.7	RTC alarm A register (RTC_ALRMAR)	814
27.6.8	RTC alarm B register (RTC_ALRMBR)	815
27.6.9	RTC write protection register (RTC_WPR)	816
27.6.10	RTC sub second register (RTC_SSR)	816
27.6.11	RTC shift control register (RTC_SHIFTR)	817
27.6.12	RTC timestamp time register (RTC_TSTR)	818
27.6.13	RTC timestamp date register (RTC_TSDR)	819
27.6.14	RTC time-stamp sub second register (RTC_TSSSR)	820
27.6.15	RTC calibration register (RTC_CALR)	821
27.6.16	RTC tamper and alternate function configuration register (RTC_TAFCR)	822
27.6.17	RTC alarm A sub second register (RTC_ALRMASR)	825
27.6.18	RTC alarm B sub second register (RTC_ALRMBSSR)	826
27.6.19	RTC backup registers (RTC_BKPxR)	827
27.6.20	RTC register map	827
28	Inter-integrated circuit interface (I2C)	830
28.1	Introduction	830
28.2	I2C main features	830
28.3	I2C implementation	831
28.4	I2C functional description	831
28.4.1	I2C block diagram	832
28.4.2	I2C pins and internal signals	832
28.4.3	I2C clock requirements	833
28.4.4	Mode selection	833
28.4.5	I2C initialization	834
28.4.6	I2C reset	838
28.4.7	Data transfer	839

28.4.8	I2C slave mode	841
28.4.9	I2C master mode	850
28.4.10	I2C_TIMINGR register configuration examples	861
28.4.11	SMBus specific features	863
28.4.12	SMBus initialization	866
28.4.13	SMBus I2C_TIMEOUTR register configuration examples	868
28.4.14	SMBus slave mode	868
28.4.15	SMBus master mode	872
28.4.16	Wake-up from Stop mode on address match	875
28.4.17	Error conditions	876
28.5	I2C in low-power modes	878
28.6	I2C interrupts	878
28.7	I2C DMA requests	879
28.8	I2C debug modes	879
28.9	I2C registers	880
28.9.1	I2C control register 1 (I2C_CR1)	880
28.9.2	I2C control register 2 (I2C_CR2)	882
28.9.3	I2C own address 1 register (I2C_OAR1)	884
28.9.4	I2C own address 2 register (I2C_OAR2)	885
28.9.5	I2C timing register (I2C_TIMINGR)	886
28.9.6	I2C timeout register (I2C_TIMEOUTR)	887
28.9.7	I2C interrupt and status register (I2C_ISR)	888
28.9.8	I2C interrupt clear register (I2C_ICR)	890
28.9.9	I2C PEC register (I2C_PECR)	891
28.9.10	I2C receive data register (I2C_RXDR)	891
28.9.11	I2C transmit data register (I2C_TXDR)	892
28.9.12	I2C register map	893
29	Universal synchronous/asynchronous receiver transmitter (USART/UART)	894
29.1	Introduction	894
29.2	USART main features	894
29.3	USART extended features	895
29.4	USART implementation	896
29.5	USART functional description	897
29.5.1	USART character description	899

29.5.2	USART transmitter	901
29.5.3	USART receiver	903
29.5.4	USART baud rate generation	910
29.5.5	Tolerance of the USART receiver to clock deviation	912
29.5.6	USART auto baud rate detection	913
29.5.7	Multiprocessor communication using USART	914
29.5.8	Modbus communication using USART	916
29.5.9	USART parity control	917
29.5.10	USART LIN (local interconnection network) mode	918
29.5.11	USART synchronous mode	920
29.5.12	USART single-wire half-duplex communication	923
29.5.13	USART smartcard mode	923
29.5.14	USART IrDA SIR ENDEC block	928
29.5.15	USART continuous communication in DMA mode	930
29.5.16	RS232 hardware flow control and RS485 driver enable using USART	932
29.5.17	Wake-up from Stop mode using USART	934
29.6	USART in low-power modes	936
29.7	USART interrupts	936
29.8	USART registers	938
29.8.1	USART control register 1 (USART_CR1)	938
29.8.2	USART control register 2 (USART_CR2)	941
29.8.3	USART control register 3 (USART_CR3)	945
29.8.4	USART baud rate register (USART_BRR)	949
29.8.5	USART guard time and prescaler register (USART_GTPR)	949
29.8.6	USART receiver timeout register (USART_RTOR)	950
29.8.7	USART request register (USART_RQR)	951
29.8.8	USART interrupt and status register (USART_ISR)	952
29.8.9	USART interrupt flag clear register (USART_ICR)	957
29.8.10	USART receive data register (USART_RDR)	958
29.8.11	USART transmit data register (USART_TDR)	958
29.8.12	USART register map	959
30	Serial peripheral interface / integrated interchip sound (SPI/I2S)	961
30.1	Introduction	961
30.2	SPI main features	961
30.3	I2S main features	962

30.4	SPI/I2S implementation	962
30.5	SPI functional description	963
30.5.1	General description	963
30.5.2	Communications between one master and one slave	964
30.5.3	Standard multislave communication	966
30.5.4	Multimaster communication	967
30.5.5	Slave select (NSS) pin management	968
30.5.6	Communication formats	969
30.5.7	Configuration of SPI	971
30.5.8	Procedure for enabling SPI	972
30.5.9	Data transmission and reception procedures	972
30.5.10	SPI status flags	982
30.5.11	SPI error flags	983
30.5.12	NSS pulse mode	984
30.5.13	TI mode	984
30.5.14	CRC calculation	985
30.6	SPI interrupts	987
30.7	I2S functional description (STM32F303xB/C/D/E, STM32F358xC and STM32F398xE only)	988
30.7.1	I2S general description	988
30.7.2	I2S full duplex	989
30.7.3	Supported audio protocols	990
30.7.4	Start-up description	997
30.7.5	Clock generator	999
30.7.6	I ² S master mode	1001
30.7.7	I ² S slave mode	1003
30.7.8	I2S status flags	1005
30.7.9	I2S error flags	1006
30.7.10	DMA features	1007
30.8	I2S interrupts	1007
30.9	SPI and I2S registers	1008
30.9.1	SPI control register 1 (SPIx_CR1)	1008
30.9.2	SPI control register 2 (SPIx_CR2)	1010
30.9.3	SPI status register (SPIx_SR)	1012
30.9.4	SPI data register (SPIx_DR)	1014
30.9.5	SPI CRC polynomial register (SPIx_CRCPR)	1014
30.9.6	SPI Rx CRC register (SPIx_RXCRCR)	1014

30.9.7	SPI Tx CRC register (SPIx_TXCRCR)	1015
30.9.8	SPIx_I2S configuration register (SPIx_I2SCFGR)	1015
30.9.9	SPIx_I2S prescaler register (SPIx_I2SPR)	1017
30.9.10	SPI/I2S register map	1018
31	Controller area network (bxCAN)	1019
31.1	Introduction	1019
31.2	bxCAN main features	1019
31.3	bxCAN general description	1019
31.3.1	CAN 2.0B active core	1020
31.3.2	Control, status, and configuration registers	1020
31.3.3	Tx mailboxes	1020
31.3.4	Acceptance filters	1020
31.4	bxCAN operating modes	1021
31.4.1	Initialization mode	1021
31.4.2	Normal mode	1022
31.4.3	Sleep mode (low-power)	1022
31.5	Test mode	1023
31.5.1	Silent mode	1023
31.5.2	Loop back mode	1024
31.5.3	Loop back combined with silent mode	1024
31.6	Behavior in debug mode	1025
31.7	bxCAN functional description	1025
31.7.1	Transmission handling	1025
31.7.2	Time triggered communication mode	1027
31.7.3	Reception handling	1027
31.7.4	Identifier filtering	1028
31.7.5	Message storage	1032
31.7.6	Error management	1033
31.7.7	Bit timing	1034
31.8	bxCAN interrupts	1037
31.9	CAN registers	1038
31.9.1	Register access protection	1038
31.9.2	CAN control and status registers	1038
31.9.3	CAN mailbox registers	1049
31.9.4	CAN filter registers	1054

	31.9.5	bxCAN register map	1058
32		Universal serial bus full-speed device interface (USB)	1062
	32.1	Introduction	1062
	32.2	USB main features	1062
	32.3	USB implementation	1062
	32.4	USB functional description	1063
	32.4.1	Description of USB blocks	1064
	32.5	Programming considerations	1065
	32.5.1	Generic USB device programming	1066
	32.5.2	System and power-on reset	1066
	32.5.3	Double-buffered endpoints	1071
	32.5.4	Isochronous transfers	1073
	32.5.5	Suspend/Resume events	1075
	32.6	USB and USB SRAM registers	1077
	32.6.1	Common registers	1077
	32.6.2	Buffer descriptor table	1089
	32.6.3	USB register map	1093
33		Debug support (DBG)	1095
	33.1	Overview	1095
	33.2	Reference Arm documentation	1096
	33.3	SWJ debug port (serial wire and JTAG)	1096
	33.3.1	Mechanism to select the JTAG-DP or the SW-DP	1097
	33.4	Pinout and debug port pins	1097
	33.4.1	SWJ debug port pins	1098
	33.4.2	Flexible SWJ-DP pin assignment	1098
	33.4.3	Internal pull-up and pull-down on JTAG pins	1098
	33.4.4	Using serial wire and releasing the unused debug pins as GPIOs	1100
	33.5	STM32F3xx JTAG TAP connection	1100
	33.6	ID codes and locking mechanism	1101
	33.6.1	MCU device ID code	1101
	33.6.2	Boundary scan TAP	1102
	33.6.3	Cortex-M4 [®] F TAP	1102
	33.6.4	Cortex-M4 [®] F JEDEC-106 ID code	1102
	33.7	JTAG debug port	1102

33.8	SW debug port	1104
33.8.1	SW protocol introduction	1104
33.8.2	SW protocol sequence	1104
33.8.3	SW-DP state machine (reset, idle states, ID code)	1105
33.8.4	DP and AP read/write accesses	1106
33.8.5	SW-DP registers	1106
33.8.6	SW-AP registers	1107
33.9	AHB-AP (AHB access port) - valid for both JTAG-DP and SW-DP	1107
33.10	Core debug	1108
33.11	Capability of the debugger host to connect under system reset	1109
33.12	FPB (Flash patch breakpoint)	1109
33.13	DWT (data watchpoint trigger)	1109
33.14	ITM (instrumentation trace macrocell)	1110
33.14.1	General description	1110
33.14.2	Time stamp packets, synchronization, and overflow packets	1110
33.15	ETM (Embedded trace macrocell)	1112
33.15.1	General description	1112
33.15.2	Signal protocol, packet types	1112
33.15.3	Main ETM registers	1112
33.15.4	Configuration example	1113
33.16	MCU debug component (DBGMCU)	1113
33.16.1	Debug support for low-power modes	1113
33.16.2	Debug support for timers, watchdog, bxCAN, and I ² C	1113
33.16.3	Debug MCU configuration register	1114
33.16.4	Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)	1116
33.16.5	Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)	1118
33.17	TPIU (trace port interface unit)	1119
33.17.1	Introduction	1119
33.17.2	TRACE pin assignment	1119
33.17.3	TPUI formatter	1121
33.17.4	TPUI frame synchronization packets	1122
33.17.5	Transmission of the synchronization frame packet	1122
33.17.6	Synchronous mode	1122
33.17.7	Asynchronous mode	1123
33.17.8	TRACECLKIN connection inside the STM32F3xx	1123

	33.17.9 TPIU registers	1124
	33.17.10 Example of configuration	1125
	33.18 DBG register map	1125
34	Device electronic signature	1126
	34.1 Unique device ID register (96 bits)	1126
	34.2 Flash memory size data register	1127
35	Important security notice	1128
36	Revision history	1129

List of tables

Table 1.	Available features related to each product	44
Table 2.	STM32F303xB/C and STM32F358xC peripheral register boundary addresses	54
Table 3.	STM32F303xD/E and STM32F398xE peripheral register boundary addresses	57
Table 4.	STM32F303x6/8 and STM32F328x8 peripheral register boundary addresses	60
Table 5.	CCM SRAM organization	64
Table 6.	Boot modes	65
Table 7.	Flash module organization	68
Table 8.	Flash memory read protection status	77
Table 9.	Access status versus protection level and execution modes	78
Table 10.	Flash interrupt request	79
Table 11.	Flash interface - register map and reset values	85
Table 12.	Option byte format	87
Table 13.	Option byte organization	87
Table 14.	Description of the option bytes	88
Table 15.	CRC internal input/output signals	91
Table 16.	CRC register map and reset values	96
Table 17.	Low-power mode summary	103
Table 18.	Sleep-now	104
Table 19.	Sleep-on-exit	105
Table 20.	Stop mode	106
Table 21.	Standby mode	107
Table 22.	PWR register map and reset values	111
Table 23.	STM32F3xx peripherals interconnect matrix	113
Table 24.	TIM1/8/20_ETR connection to ADCx analog watchdogs	117
Table 25.	VREFOPAMPx to ADC channel	118
Table 26.	OPAMP output to ADC input	118
Table 27.	Comparator outputs to timer inputs	119
Table 28.	Timer output selection as comparator blanking source	121
Table 29.	DAC output selection as comparator inverting input	121
Table 30.	DAC output selection as OPAMP non inverting input	122
Table 31.	Timer synchronization	123
Table 32.	Timer and EXTI signals triggering DAC conversions	124
Table 33.	RCC register map and reset values	168
Table 34.	NOR/PSRAM bank selection	174
Table 35.	NOR/PSRAM External memory address	174
Table 36.	NAND/PC Card memory mapping and timing registers	175
Table 37.	NAND bank selection	175
Table 38.	Programmable NOR/PSRAM access parameters	177
Table 39.	Non-multiplexed I/O NOR flash memory	177
Table 40.	16-bit multiplexed I/O NOR flash memory	178
Table 41.	Non-multiplexed I/Os PSRAM/SRAM	178
Table 42.	16-Bit multiplexed I/O PSRAM	178
Table 43.	NOR flash/PSRAM: example of supported memories and transactions	179
Table 44.	FMC_BCRx bitfields (mode 1)	182
Table 45.	FMC_BTRx bitfields (mode 1)	183

Table 46.	FMC_BCRx bitfields (mode A)	185
Table 47.	FMC_BTRx bitfields (mode A)	185
Table 48.	FMC_BWTRx bitfields (mode A)	186
Table 49.	FMC_BCRx bitfields (mode 2/B)	188
Table 50.	FMC_BTRx bitfields (mode 2/B)	188
Table 51.	FMC_BWTRx bitfields (mode 2/B)	189
Table 52.	FMC_BCRx bitfields (mode C)	190
Table 53.	FMC_BTRx bitfields (mode C)	191
Table 54.	FMC_BWTRx bitfields (mode C)	191
Table 55.	FMC_BCRx bitfields (mode D)	193
Table 56.	FMC_BTRx bitfields (mode D)	193
Table 57.	FMC_BWTRx bitfields (mode D)	194
Table 58.	FMC_BCRx bitfields (Muxed mode)	195
Table 59.	FMC_BTRx bitfields (Muxed mode)	196
Table 60.	FMC_BCRx bitfields (Synchronous multiplexed read mode)	201
Table 61.	FMC_BTRx bitfields (Synchronous multiplexed read mode)	202
Table 62.	FMC_BCRx bitfields (Synchronous multiplexed write mode)	203
Table 63.	FMC_BTRx bitfields (Synchronous multiplexed write mode)	204
Table 64.	Programmable NAND flash/PC Card access parameters	213
Table 65.	8-bit NAND flash	213
Table 66.	16-bit NAND flash	214
Table 67.	16-bit PC Card	214
Table 68.	Supported memories and transactions	215
Table 69.	16-bit PC-Card signals and access type	220
Table 70.	ECC result relevant bits	227
Table 71.	FMC register map	228
Table 72.	Port bit configuration table	232
Table 73.	GPIO register map and reset values	246
Table 74.	SYSCFG register map and reset values	262
Table 75.	DMA1 and DMA2 implementation	265
Table 76.	DMA1 requests for each channel on STM32F303xB/C/D/E, STM32F358xC and STM32F398xE devices	268
Table 77.	DMA1 requests for each channel on STM32F303x6/8 and STM32F328x8 devices	268
Table 78.	DMA2 requests for each channel on STM32F303xB/C/D/E, STM32F358xC and STM32F398xE devices	270
Table 79.	Programmable data width and endian behavior (when PINC = MINC = 1)	278
Table 80.	DMA interrupt requests	280
Table 81.	DMA register map and reset values	288
Table 82.	STM32F303xB/C/D/E, STM32F358xC and STM32F398xE vector table	291
Table 83.	STM32F303x6/8 and STM32F328x8 vector table	295
Table 84.	External interrupt/event controller register map and reset values	309
Table 85.	ADC external channels mapping	311
Table 86.	ADC internal channels summary	312
Table 87.	ADC internal signals	315
Table 88.	ADC pins	315
Table 89.	Configuring the trigger polarity for regular external triggers	332
Table 90.	ADC1 (master) & 2 (slave) - External triggers for regular channels	333
Table 91.	ADC1 & ADC2 - External trigger for injected channels	334
Table 92.	ADC3 & ADC4 - External trigger for regular channels	335
Table 93.	ADC3 & ADC4 - External trigger for injected channels	335
Table 94.	TSAR timings depending on resolution	347

Table 95.	Offset computation versus data resolution	350
Table 96.	Analog watchdog channel selection	360
Table 97.	Analog watchdog 1 comparison	361
Table 98.	Analog watchdog 2 and 3 comparison	361
Table 99.	ADC interrupts per each ADC	382
Table 100.	DELAY bits versus ADC resolution	415
Table 101.	ADC global register map	416
Table 102.	ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC, x=1..4)	417
Table 103.	ADC register map and reset values (master and slave ADC common registers) offset =0x300, x=1 or 34)	419
Table 104.	DACx pins	422
Table 105.	External triggers (DAC1)	425
Table 106.	External triggers (DAC2)	425
Table 107.	DAC register map and reset values	444
Table 108.	Comparator input/output summary	449
Table 109.	COMP register map and reset values	470
Table 110.	Connections with dedicated I/O on STM32F303xB/C/D/E, STM32F358xC and STM32F398xE	473
Table 111.	Connections with dedicated I/O on STM32F303x6/8 and STM32F328x8	473
Table 112.	OPAMP register map and reset values	492
Table 113.	Acquisition sequence summary	496
Table 114.	Spread spectrum deviation versus AHB clock frequency	499
Table 115.	I/O state depending on its mode and IODEF bit value	500
Table 116.	Effect of low-power modes on TSC	502
Table 117.	Interrupt control bits	502
Table 118.	TSC register map and reset values	510
Table 119.	Behavior of timer outputs versus BRK/BRK2 inputs	554
Table 120.	Counting direction versus encoder signals	561
Table 121.	TIMx internal trigger connection	578
Table 122.	Output control bits for complementary OCx and OCxN channels with break feature	592
Table 123.	TIM1/TIM8/TIM20 register map and reset values	605
Table 124.	Counting direction versus encoder signals	642
Table 125.	TIMx internal trigger connection	660
Table 126.	Output control bit for standard OCx channels	670
Table 127.	TIM2/TIM3/TIM4 register map and reset values	676
Table 128.	TIMx register map and reset values	690
Table 129.	TIMx Internal trigger connection	732
Table 130.	Output control bits for complementary OCx and OCxN channels with break feature (TIM15)	742
Table 131.	TIM15 register map and reset values	748
Table 132.	Output control bits for complementary OCx and OCxN channels with break feature (TIM16/17)	761
Table 133.	TIM16/TIM17 register map and reset values	768
Table 134.	IWDG register map and reset values	779
Table 135.	WWDG register map and reset values	785
Table 136.	RTC pin PC13 configuration	790
Table 137.	LSE pin PC14 configuration	790
Table 138.	LSE pin PC15 configuration	790
Table 139.	Effect of low-power modes on RTC	802
Table 140.	Interrupt control bits	803
Table 141.	RTC register map and reset values	827

Table 142.	I2C implementation	831
Table 143.	I2C input/output pins	832
Table 144.	I2C internal input/output signals	833
Table 145.	Comparison of analog and digital filters	835
Table 146.	I ² C-bus and SMBus specification data setup and hold times	837
Table 147.	I2C configuration	841
Table 148.	I ² C-bus and SMBus specification clock timings	852
Table 149.	Timing settings for f_{I2CCLK} of 8 MHz	862
Table 150.	Timing settings for f_{I2CCLK} of 16 MHz	862
Table 151.	Timing settings for f_{I2CCLK} of 48 MHz	863
Table 152.	SMBus timeout specifications	865
Table 153.	SMBus with PEC configuration	866
Table 154.	TIMEOUTA[11:0] for maximum $t_{TIMEOUT}$ of 25 ms	868
Table 155.	TIMEOUTB[11:0] for maximum $t_{LOW:SEXT}$ and $t_{LOW:MEXT}$ of 8 ms	868
Table 156.	TIMEOUTA[11:0] for maximum t_{IDLE} of 50 μ s	868
Table 157.	Effect of low-power modes to I2C	878
Table 158.	I2C interrupt requests	878
Table 159.	I2C register map and reset values	893
Table 160.	STM32F3xx USART features	896
Table 161.	Noise detection from sampled data	908
Table 162.	Error calculation for programmed baud rates at $f_{CK} = 72$ MHz in both cases of oversampling by 16 or by 8	911
Table 163.	Tolerance of the USART receiver when BRR [3:0] = 0000	913
Table 164.	Tolerance of the USART receiver when BRR [3:0] is different from 0000	913
Table 165.	Frame formats	917
Table 166.	Effect of low-power modes on the USART	936
Table 167.	USART interrupt requests	936
Table 168.	USART register map and reset values	959
Table 169.	STM32F303x6/8 and STM32F328x8 SPI/I2S implementation	962
Table 170.	STM32F303xB/C/D/E, STM32F358xC and STM32F398xE SPI and SPI/I2S implementation	963
Table 171.	SPI interrupt requests	987
Table 172.	Audio-frequency precision using standard 8 MHz HSE	1001
Table 173.	I2S interrupt requests	1007
Table 174.	SPI/I2S register map and reset values	1018
Table 175.	Transmit mailbox mapping	1033
Table 176.	Receive mailbox mapping	1033
Table 177.	bxCAN register map and reset values	1058
Table 178.	STM32F3xx USB implementation	1062
Table 179.	Double-buffering buffer flag definition	1072
Table 180.	Bulk double-buffering memory buffers usage	1072
Table 181.	Isochronous memory buffers usage	1074
Table 182.	Resume event detection	1076
Table 183.	Reception status encoding	1087
Table 184.	Endpoint type encoding	1087
Table 185.	Endpoint kind meaning	1087
Table 186.	Transmission status encoding	1088
Table 187.	Definition of allocated buffer memory	1091
Table 188.	USB register map and reset values	1093
Table 189.	SWJ debug port pins	1098
Table 190.	Flexible SWJ-DP pin assignment	1098
Table 191.	JTAG debug port data registers	1102

Table 192.	32-bit debug port registers addressed through the shifted value A[3:2]	1103
Table 193.	Packet request (8-bits)	1104
Table 194.	ACK response (3 bits)	1105
Table 195.	DATA transfer (33 bits)	1105
Table 196.	SW-DP registers	1106
Table 197.	Cortex-M4 [®] F AHB-AP registers	1108
Table 198.	Core debug registers	1108
Table 199.	Main ITM registers	1111
Table 200.	Main ETM registers	1112
Table 201.	Asynchronous TRACE pin assignment	1119
Table 202.	Synchronous TRACE pin assignment	1120
Table 203.	Flexible TRACE pin assignment	1120
Table 204.	Important TPIU registers	1124
Table 205.	DBG register map and reset values	1125
Table 206.	Document revision history	1129

List of figures

Figure 1.	STM32F303xB/C and STM32F358xC system architecture	50
Figure 2.	STM32F303x6/8 and STM32F328x8 system architecture	50
Figure 3.	STM32F303xDxE and STM32F398xE system architecture	51
Figure 4.	Programming procedure	72
Figure 5.	Flash memory Page Erase procedure	74
Figure 6.	Flash memory Mass Erase procedure	75
Figure 7.	CRC calculation unit block diagram	91
Figure 8.	Power supply overview (STM32F303x devices)	97
Figure 9.	Power supply overview (STM32F3x8 devices)	98
Figure 10.	Power on reset/power down reset waveform	101
Figure 11.	PVD thresholds	102
Figure 12.	Simplified diagram of the reset circuit	126
Figure 13.	STM32F303xB/C and STM32F358xC clock tree	128
Figure 14.	STM32F303xDxE and STM32F398xE clock tree	129
Figure 15.	STM32F303x6/8 and STM32F328x8 clock tree	130
Figure 16.	HSE/ LSE clock sources	131
Figure 17.	Frequency measurement with TIM16 in capture mode	137
Figure 18.	FMC block diagram	171
Figure 19.	FMC memory banks	174
Figure 20.	Mode 1 read access waveforms	181
Figure 21.	Mode 1 write access waveforms	182
Figure 22.	Mode A read access waveforms	184
Figure 23.	Mode A write access waveforms	184
Figure 24.	Mode 2 and mode B read access waveforms	186
Figure 25.	Mode 2 write access waveforms	187
Figure 26.	Mode B write access waveforms	187
Figure 27.	Mode C read access waveforms	189
Figure 28.	Mode C write access waveforms	190
Figure 29.	Mode D read access waveforms	192
Figure 30.	Mode D write access waveforms	192
Figure 31.	Muxed read access waveforms	194
Figure 32.	Muxed write access waveforms	195
Figure 33.	Asynchronous wait during a read access waveforms	197
Figure 34.	Asynchronous wait during a write access waveforms	198
Figure 35.	Wait configuration waveforms	200
Figure 36.	Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)	201
Figure 37.	Synchronous multiplexed write mode waveforms - PSRAM (CRAM)	203
Figure 38.	NAND flash/PC Card controller waveforms for common memory access	216
Figure 39.	Access to non 'CE don't care' NAND-flash	217
Figure 40.	Basic structure of an I/O port bit	231
Figure 41.	Basic structure of a 5-Volt tolerant I/O port bit	231
Figure 42.	Input floating / pull up / pull down configurations	236
Figure 43.	Output configuration	237
Figure 44.	Alternate function configuration	238
Figure 45.	High impedance-analog configuration	238
Figure 46.	DMA1 request mapping on STM32F303xB/C/D/E, STM32F358xC and STM32F398xE devices	266
Figure 47.	DMA1 request mapping on STM32F303x6/8 and STM32F328x8 devices	267

Figure 48.	DMA2 request mapping on STM32F303xB/C/D/E, STM32F358xC and STM32F398xE devices	270
Figure 49.	DMA block diagram	272
Figure 50.	External interrupt/event block diagram	299
Figure 51.	External interrupt/event GPIO mapping	301
Figure 52.	ADC block diagram	314
Figure 53.	ADC clock scheme	317
Figure 54.	ADC1 and ADC2 connectivity	318
Figure 55.	ADC3 & ADC4 connectivity	320
Figure 56.	ADC calibration	323
Figure 57.	Updating the ADC calibration factor	324
Figure 58.	Mixing single-ended and differential channels	324
Figure 59.	Enabling / Disabling the ADC	325
Figure 60.	Analog to digital conversion time	330
Figure 61.	Stopping ongoing regular conversions	331
Figure 62.	Stopping ongoing regular and injected conversions	332
Figure 63.	Triggers are shared between ADC master & ADC slave	333
Figure 64.	Injected conversion latency	337
Figure 65.	Example of JSQR queue of context (sequence change)	340
Figure 66.	Example of JSQR queue of context (trigger change)	340
Figure 67.	Example of JSQR queue of context with overflow before conversion	341
Figure 68.	Example of JSQR queue of context with overflow during conversion	341
Figure 69.	Example of JSQR queue of context with empty queue (case JQM=0)	342
Figure 70.	Example of JSQR queue of context with empty queue (case JQM=1)	343
Figure 71.	Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion.	343
Figure 72.	Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.	344
Figure 73.	Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs outside an ongoing conversion	344
Figure 74.	Flushing JSQR queue of context by setting JADSTP=1 (JQM=1)	345
Figure 75.	Flushing JSQR queue of context by setting ADDIS=1 (JQM=0)	345
Figure 76.	Flushing JSQR queue of context by setting ADDIS=1 (JQM=1)	346
Figure 77.	Example of JSQR queue of context when changing SW and HW triggers	346
Figure 78.	Single conversions of a sequence, software trigger	348
Figure 79.	Continuous conversion of a sequence, software trigger	348
Figure 80.	Single conversions of a sequence, hardware trigger	349
Figure 81.	Continuous conversions of a sequence, hardware trigger	349
Figure 82.	Right alignment (offset disabled, unsigned value)	351
Figure 83.	Right alignment (offset enabled, signed value)	351
Figure 84.	Left alignment (offset disabled, unsigned value)	352
Figure 85.	Left alignment (offset enabled, signed value)	352
Figure 86.	Example of overrun (OVR)	353
Figure 87.	AUTODLY=1, regular conversion in continuous mode, software trigger	356
Figure 88.	AUTODLY=1, regular HW conversions interrupted by injected conversions (DISCEN=0; JDISCEN=0)	357
Figure 89.	AUTODLY=1, regular HW conversions interrupted by injected conversions (DISCEN=1, JDISCEN=1)	358
Figure 90.	AUTODLY=1, regular continuous conversions interrupted by injected conversions	359
Figure 91.	AUTODLY=1 in auto- injected mode (JAUTO=1)	359
Figure 92.	Analog watchdog's guarded area	360

Figure 93.	ADCy_AWDx_OUT signal generation (on all regular channels)	362
Figure 94.	ADCy_AWDx_OUT signal generation (AWDx flag not cleared by SW)	363
Figure 95.	ADCy_AWDx_OUT signal generation (on a single regular channel)	363
Figure 96.	ADCy_AWDx_OUT signal generation (on all injected channels)	363
Figure 97.	Dual ADC block diagram ⁽¹⁾	365
Figure 98.	Injected simultaneous mode on 4 channels: dual ADC mode	366
Figure 99.	Regular simultaneous mode on 16 channels: dual ADC mode	368
Figure 100.	Interleaved mode on one channel in continuous conversion mode: dual ADC mode.	370
Figure 101.	Interleaved mode on one channel in single conversion mode: dual ADC mode.	370
Figure 102.	Interleaved conversion with injection	371
Figure 103.	Alternate trigger: injected group of each ADC	372
Figure 104.	Alternate trigger: 4 injected channels (each ADC) in discontinuous mode.	373
Figure 105.	Alternate + regular simultaneous	374
Figure 106.	Case of trigger occurring during injected conversion	374
Figure 107.	DMA Requests in regular simultaneous mode when MDMA=0b00	375
Figure 108.	DMA requests in regular simultaneous mode when MDMA=0b10	376
Figure 109.	DMA requests in interleaved mode when MDMA=0b10	376
Figure 110.	Temperature sensor channel block diagram	378
Figure 111.	VBAT channel block diagram	380
Figure 112.	VREFINT channel block diagram	380
Figure 113.	DAC1 block diagram	421
Figure 114.	DAC2 block diagram (only on STM32F303x6/8 and STM32F328)	422
Figure 115.	Data registers in single DAC channel mode	423
Figure 116.	Timing diagram for conversion with trigger disabled TEN = 0	424
Figure 117.	Data registers in dual DAC channel mode	426
Figure 118.	DAC LFSR register calculation algorithm	431
Figure 119.	DAC conversion (SW trigger enabled) with LFSR wave generation.	431
Figure 120.	DAC triangle wave generation	432
Figure 121.	DAC conversion (SW trigger enabled) with triangle wave generation	432
Figure 122.	Comparator 1 and 2 block diagrams (STM32F303xB/C/D/E, STM32F358xC and STM32F398xE)	447
Figure 123.	STM32F303xB/C/D/E, STM32F358xC and STM32F398xE comparator 7 block diagram	448
Figure 124.	STM32F303x6/8 and STM32F328x8 comparators 2/4/6 block diagrams.	448
Figure 125.	Comparator hysteresis	451
Figure 126.	Comparator output blanking	452
Figure 127.	STM32F303xB/C/D/E, STM32F358xC and STM32F398xE Comparators and operational amplifiers interconnections (part 1).	474
Figure 128.	STM32F303xB/C/D/E and STM32F358xC comparators and operational amplifiers interconnections (part 2)	475
Figure 129.	STM32F303x6/8 and STM32F328x8 comparator and operational amplifier connections	476
Figure 130.	Timer controlled Multiplexer mode	478
Figure 131.	Standalone mode: external gain setting mode	479
Figure 132.	Follower configuration.	480
Figure 133.	PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used	481
Figure 134.	PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering	481
Figure 135.	TSC block diagram	494
Figure 136.	Surface charge transfer analog I/O group structure	495
Figure 137.	Sampling capacitor voltage variation	496
Figure 138.	Charge transfer acquisition sequence	497

Figure 139. Spread spectrum variation principle	499
Figure 140. Advanced-control timer block diagram	513
Figure 141. Counter timing diagram with prescaler division change from 1 to 2	516
Figure 142. Counter timing diagram with prescaler division change from 1 to 4	516
Figure 143. Counter timing diagram, internal clock divided by 1	518
Figure 144. Counter timing diagram, internal clock divided by 2	518
Figure 145. Counter timing diagram, internal clock divided by 4	519
Figure 146. Counter timing diagram, internal clock divided by N	519
Figure 147. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)	520
Figure 148. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	520
Figure 149. Counter timing diagram, internal clock divided by 1	522
Figure 150. Counter timing diagram, internal clock divided by 2	522
Figure 151. Counter timing diagram, internal clock divided by 4	523
Figure 152. Counter timing diagram, internal clock divided by N	523
Figure 153. Counter timing diagram, update event when repetition counter is not used	524
Figure 154. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6	525
Figure 155. Counter timing diagram, internal clock divided by 2	526
Figure 156. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	526
Figure 157. Counter timing diagram, internal clock divided by N	527
Figure 158. Counter timing diagram, update event with ARPE=1 (counter underflow)	527
Figure 159. Counter timing diagram, Update event with ARPE=1 (counter overflow)	528
Figure 160. Update rate examples depending on mode and TIMx_RCR register settings	529
Figure 161. External trigger input block	530
Figure 162. Control circuit in normal mode, internal clock divided by 1	531
Figure 163. TI2 external clock connection example	532
Figure 164. Control circuit in external clock mode 1	533
Figure 165. External trigger input block	533
Figure 166. Control circuit in external clock mode 2	534
Figure 167. Capture/compare channel (example: channel 1 input stage)	535
Figure 168. Capture/compare channel 1 main circuit	536
Figure 169. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)	536
Figure 170. Output stage of capture/compare channel (channel 4)	537
Figure 171. Output stage of capture/compare channel (channel 5, idem ch. 6)	537
Figure 172. PWM input mode timing	539
Figure 173. Output compare mode, toggle on OC1	541
Figure 174. Edge-aligned PWM waveforms (ARR=8)	542
Figure 175. Center-aligned PWM waveforms (ARR=8)	543
Figure 176. Generation of 2 phase-shifted PWM signals with 50% duty cycle	545
Figure 177. Combined PWM mode on channel 1 and 3	546
Figure 178. 3-phase combined PWM signals with multiple trigger pulses per period	547
Figure 179. Complementary output with dead-time insertion	548
Figure 180. Dead-time waveforms with delay greater than the negative pulse	548
Figure 181. Dead-time waveforms with delay greater than the positive pulse	549
Figure 182. Various output behavior in response to a break event on BKIN (OSS1 = 1)	553
Figure 183. PWM output state following BKIN and BKIN2 pins assertion (OSS1=1)	554
Figure 184. PWM output state following BKIN assertion (OSS1=0)	555
Figure 185. Clearing TIMx_OCxREF	556
Figure 186. 6-step generation, COM example (OSSR=1)	557
Figure 187. Example of one pulse mode	558
Figure 188. Retriggerable one pulse mode	560
Figure 189. Example of counter operation in encoder interface mode	561
Figure 190. Example of encoder interface mode with TI1FP1 polarity inverted	562

Figure 191. Measuring time interval between edges on 3 signals	563
Figure 192. Example of Hall sensor interface	565
Figure 193. Control circuit in reset mode	566
Figure 194. Control circuit in Gated mode	567
Figure 195. Control circuit in trigger mode	568
Figure 196. Control circuit in external clock mode 2 + trigger mode	569
Figure 197. General-purpose timer block diagram	609
Figure 198. Counter timing diagram with prescaler division change from 1 to 2	611
Figure 199. Counter timing diagram with prescaler division change from 1 to 4	611
Figure 200. Counter timing diagram, internal clock divided by 1	612
Figure 201. Counter timing diagram, internal clock divided by 2	613
Figure 202. Counter timing diagram, internal clock divided by 4	613
Figure 203. Counter timing diagram, internal clock divided by N	614
Figure 204. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded).	614
Figure 205. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded).	615
Figure 206. Counter timing diagram, internal clock divided by 1	616
Figure 207. Counter timing diagram, internal clock divided by 2	616
Figure 208. Counter timing diagram, internal clock divided by 4	617
Figure 209. Counter timing diagram, internal clock divided by N	617
Figure 210. Counter timing diagram, Update event	618
Figure 211. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6	619
Figure 212. Counter timing diagram, internal clock divided by 2	620
Figure 213. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	620
Figure 214. Counter timing diagram, internal clock divided by N	621
Figure 215. Counter timing diagram, Update event with ARPE=1 (counter underflow).	621
Figure 216. Counter timing diagram, Update event with ARPE=1 (counter overflow).	622
Figure 217. Control circuit in normal mode, internal clock divided by 1	623
Figure 218. TI2 external clock connection example.	623
Figure 219. Control circuit in external clock mode 1	624
Figure 220. External trigger input block	625
Figure 221. Control circuit in external clock mode 2	626
Figure 222. Capture/Compare channel (example: channel 1 input stage)	627
Figure 223. Capture/Compare channel 1 main circuit	627
Figure 224. Output stage of Capture/Compare channel (channel 1).	628
Figure 225. PWM input mode timing	630
Figure 226. Output compare mode, toggle on OC1.	632
Figure 227. Edge-aligned PWM waveforms (ARR=8).	633
Figure 228. Center-aligned PWM waveforms (ARR=8).	634
Figure 229. Generation of 2 phase-shifted PWM signals with 50% duty cycle	635
Figure 230. Combined PWM mode on channels 1 and 3	637
Figure 231. Clearing TIMx_OCxREF	638
Figure 232. Example of one-pulse mode.	639
Figure 233. Retriggerable one-pulse mode	641
Figure 234. Example of counter operation in encoder interface mode	642
Figure 235. Example of encoder interface mode with TI1FP1 polarity inverted	643
Figure 236. Control circuit in reset mode	644
Figure 237. Control circuit in gated mode	645
Figure 238. Control circuit in trigger mode	646
Figure 239. Control circuit in external clock mode 2 + trigger mode	647
Figure 240. Master/Slave timer example	648
Figure 241. Master/slave connection example with 1 channel only timers	648
Figure 242. Gating TIM2 with OC1REF of TIM3	649

Figure 243. Gating TIM2 with Enable of TIM3	650
Figure 244. Triggering TIM2 with update of TIM3	651
Figure 245. Triggering TIM2 with Enable of TIM3	651
Figure 246. Triggering TIM3 and TIM2 with TIM3 TI1 input.	652
Figure 247. Basic timer block diagram.	678
Figure 248. Counter timing diagram with prescaler division change from 1 to 2	680
Figure 249. Counter timing diagram with prescaler division change from 1 to 4	680
Figure 250. Counter timing diagram, internal clock divided by 1	681
Figure 251. Counter timing diagram, internal clock divided by 2	682
Figure 252. Counter timing diagram, internal clock divided by 4	682
Figure 253. Counter timing diagram, internal clock divided by N	683
Figure 254. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded).	683
Figure 255. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded).	684
Figure 256. Control circuit in normal mode, internal clock divided by 1	685
Figure 257. TIM15 block diagram	693
Figure 258. TIM16/TIM17 block diagram	694
Figure 259. Counter timing diagram with prescaler division change from 1 to 2	696
Figure 260. Counter timing diagram with prescaler division change from 1 to 4	696
Figure 261. Counter timing diagram, internal clock divided by 1	698
Figure 262. Counter timing diagram, internal clock divided by 2	698
Figure 263. Counter timing diagram, internal clock divided by 4	699
Figure 264. Counter timing diagram, internal clock divided by N	699
Figure 265. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded).	700
Figure 266. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded).	700
Figure 267. Update rate examples depending on mode and TIMx_RCR register settings	702
Figure 268. Control circuit in normal mode, internal clock divided by 1	703
Figure 269. TI2 external clock connection example.	703
Figure 270. Control circuit in external clock mode 1	704
Figure 271. Capture/compare channel (example: channel 1 input stage).	705
Figure 272. Capture/compare channel 1 main circuit	705
Figure 273. Output stage of capture/compare channel (channel 1).	706
Figure 274. Output stage of capture/compare channel (channel 2 for TIM15)	706
Figure 275. PWM input mode timing	708
Figure 276. Output compare mode, toggle on OC1.	710
Figure 277. Edge-aligned PWM waveforms (ARR=8).	711
Figure 278. Combined PWM mode on channel 1 and 2	712
Figure 279. Complementary output with dead-time insertion.	713
Figure 280. Dead-time waveforms with delay greater than the negative pulse.	713
Figure 281. Dead-time waveforms with delay greater than the positive pulse.	714
Figure 282. Output behavior in response to a break	717
Figure 283. 6-step generation, COM example (OSSR=1).	718
Figure 284. Example of one pulse mode	719
Figure 285. Retriggerable one pulse mode	721
Figure 286. Measuring time interval between edges on 2 signals	722
Figure 287. Control circuit in reset mode	723
Figure 288. Control circuit in gated mode	724
Figure 289. Control circuit in trigger mode.	725
Figure 290. IRTIM internal hardware connections with TIM16 and TIM17	770

Figure 291. Independent watchdog block diagram	771
Figure 292. Watchdog block diagram	781
Figure 293. Window watchdog timing diagram	782
Figure 294. RTC block diagram	788
Figure 295. Block diagram	832
Figure 296. I ² C-bus protocol	834
Figure 297. Setup and hold timings	836
Figure 298. I2C initialization flow	838
Figure 299. Data reception	839
Figure 300. Data transmission	840
Figure 301. Slave initialization flow	843
Figure 302. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0	845
Figure 303. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1	846
Figure 304. Transfer bus diagrams for I2C slave transmitter (mandatory events only)	847
Figure 305. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 0	848
Figure 306. Transfer sequence flow for I2C slave receiver, NOSTRETCH = 1	849
Figure 307. Transfer bus diagrams for I2C slave receiver (mandatory events only)	849
Figure 308. Master clock generation	851
Figure 309. Master initialization flow	853
Figure 310. 10-bit address read access with HEAD10R = 0	853
Figure 311. 10-bit address read access with HEAD10R = 1	854
Figure 312. Transfer sequence flow for I2C master transmitter, N ≤ 255 bytes	855
Figure 313. Transfer sequence flow for I2C master transmitter, N > 255 bytes	856
Figure 314. Transfer bus diagrams for I2C master transmitter (mandatory events only)	857
Figure 315. Transfer sequence flow for I2C master receiver, N ≤ 255 bytes	859
Figure 316. Transfer sequence flow for I2C master receiver, N > 255 bytes	860
Figure 317. Transfer bus diagrams for I2C master receiver (mandatory events only)	861
Figure 318. Timeout intervals for t _{LOW:SEXT} , t _{LOW:MEXT}	865
Figure 319. Transfer sequence flow for SMBus slave transmitter N bytes + PEC	869
Figure 320. Transfer bus diagram for SMBus slave transmitter (SBC = 1)	869
Figure 321. Transfer sequence flow for SMBus slave receiver N bytes + PEC	871
Figure 322. Bus transfer diagrams for SMBus slave receiver (SBC = 1)	872
Figure 323. Bus transfer diagrams for SMBus master transmitter	873
Figure 324. Bus transfer diagrams for SMBus master receiver	875
Figure 325. USART block diagram	898
Figure 326. Word length programming	900
Figure 327. Configurable stop bits	902
Figure 328. TC/TXE behavior when transmitting	903
Figure 329. Start bit detection when oversampling by 16 or 8	904
Figure 330. Data sampling when oversampling by 16	908
Figure 331. Data sampling when oversampling by 8	908
Figure 332. Mute mode using Idle line detection	915
Figure 333. Mute mode using address mark detection	916
Figure 334. Break detection in LIN mode (11-bit break length - LBDL bit is set)	919
Figure 335. Break detection in LIN mode vs. Framing error detection	920
Figure 336. USART example of synchronous transmission	921
Figure 337. USART data clock timing diagram (M bits = 00)	921
Figure 338. USART data clock timing diagram (M bits = 01)	922
Figure 339. RX data setup/hold time	922

Figure 340. ISO 7816-3 asynchronous protocol	924
Figure 341. Parity error detection using the 1.5 stop bits	925
Figure 342. IrDA SIR ENDEC- block diagram	929
Figure 343. IrDA data modulation (3/16) - normal mode	929
Figure 344. Transmission using DMA	931
Figure 345. Reception using DMA	932
Figure 346. Hardware flow control between 2 USARTs	932
Figure 347. RS232 RTS flow control	933
Figure 348. RS232 CTS flow control	934
Figure 349. USART interrupt mapping diagram	937
Figure 350. SPI block diagram	963
Figure 351. Full-duplex single master/ single slave application	964
Figure 352. Half-duplex single master/ single slave application	965
Figure 353. Simplex single master/single slave application (master in transmit-only/ slave in receive-only mode)	966
Figure 354. Master and three independent slaves	967
Figure 355. Multimaster application	968
Figure 356. Hardware/software slave select management	969
Figure 357. Data clock timing diagram	970
Figure 358. Data alignment when data length is not equal to 8-bit or 16-bit	971
Figure 359. Packing data in FIFO for transmission and reception	975
Figure 360. Master full-duplex communication	978
Figure 361. Slave full-duplex communication	979
Figure 362. Master full-duplex communication with CRC	980
Figure 363. Master full-duplex communication in packed mode	981
Figure 364. NSSP pulse generation in Motorola SPI master mode	984
Figure 365. TI mode transfer	985
Figure 366. I2S block diagram	988
Figure 367. I2S full-duplex block diagram	990
Figure 368. I ² S Philips protocol waveforms (16/32-bit full accuracy)	991
Figure 369. I ² S Philips standard waveforms (24-bit frame)	991
Figure 370. Transmitting 0x8EAA33	992
Figure 371. Receiving 0x8EAA33	992
Figure 372. I ² S Philips standard (16-bit extended to 32-bit packet frame)	992
Figure 373. Example of 16-bit data frame extended to 32-bit channel frame	992
Figure 374. MSB Justified 16-bit or 32-bit full-accuracy length	993
Figure 375. MSB justified 24-bit frame length	993
Figure 376. MSB justified 16-bit extended to 32-bit packet frame	994
Figure 377. LSB justified 16-bit or 32-bit full-accuracy	994
Figure 378. LSB justified 24-bit frame length	994
Figure 379. Operations required to transmit 0x3478AE	995
Figure 380. Operations required to receive 0x3478AE	995
Figure 381. LSB justified 16-bit extended to 32-bit packet frame	995
Figure 382. Example of 16-bit data frame extended to 32-bit channel frame	996
Figure 383. PCM standard waveforms (16-bit)	996
Figure 384. PCM standard waveforms (16-bit extended to 32-bit packet frame)	997
Figure 385. Start sequence in master mode	998
Figure 386. Audio sampling frequency definition	999
Figure 387. I ² S clock generator architecture	999
Figure 388. CAN network topology	1020
Figure 389. Single-CAN block diagram	1021
Figure 390. bxCAN operating modes	1023

Figure 391. bxCAN in silent mode	1024
Figure 392. bxCAN in Loop back mode	1024
Figure 393. bxCAN in combined mode	1025
Figure 394. Transmit mailbox states	1026
Figure 395. Receive FIFO states	1027
Figure 396. Filter bank scale configuration - Register organization	1030
Figure 397. Example of filter numbering	1031
Figure 398. Filtering mechanism example	1032
Figure 399. CAN error state diagram	1033
Figure 400. Bit timing	1035
Figure 401. CAN frames	1036
Figure 402. Event flags and interrupt generation	1037
Figure 403. CAN mailbox registers	1049
Figure 404. USB peripheral block diagram	1063
Figure 405. Packet buffer areas with examples of buffer description table locations	1068
Figure 406. Block diagram of STM32 MCU and Cortex-M4®F-level debug support	1095
Figure 407. SWJ debug port	1097
Figure 408. JTAG TAP connections	1101
Figure 409. TPIU block diagram	1119